Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 | /* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */ /* * This file is provided under a dual BSD/GPLv2 license. When using or * redistributing this file, you may do so under either license. * * Copyright(c) 2018 Intel Corporation. All rights reserved. * * Author: Liam Girdwood <liam.r.girdwood@linux.intel.com> */ #ifndef __SOUND_SOC_SOF_IO_H #define __SOUND_SOC_SOF_IO_H #include <linux/device.h> #include <linux/interrupt.h> #include <linux/kernel.h> #include <linux/types.h> #include <sound/pcm.h> #include "sof-priv.h" #define sof_ops(sdev) \ ((sdev)->pdata->desc->ops) /* Mandatory operations are verified during probing */ /* init */ static inline int snd_sof_probe(struct snd_sof_dev *sdev) { return sof_ops(sdev)->probe(sdev); } static inline int snd_sof_remove(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->remove) return sof_ops(sdev)->remove(sdev); return 0; } /* control */ /* * snd_sof_dsp_run returns the core mask of the cores that are available * after successful fw boot */ static inline int snd_sof_dsp_run(struct snd_sof_dev *sdev) { return sof_ops(sdev)->run(sdev); } static inline int snd_sof_dsp_stall(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->stall) return sof_ops(sdev)->stall(sdev); return 0; } static inline int snd_sof_dsp_reset(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->reset) return sof_ops(sdev)->reset(sdev); return 0; } /* dsp core power up/power down */ static inline int snd_sof_dsp_core_power_up(struct snd_sof_dev *sdev, unsigned int core_mask) { if (sof_ops(sdev)->core_power_up) return sof_ops(sdev)->core_power_up(sdev, core_mask); return 0; } static inline int snd_sof_dsp_core_power_down(struct snd_sof_dev *sdev, unsigned int core_mask) { if (sof_ops(sdev)->core_power_down) return sof_ops(sdev)->core_power_down(sdev, core_mask); return 0; } /* pre/post fw load */ static inline int snd_sof_dsp_pre_fw_run(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->pre_fw_run) return sof_ops(sdev)->pre_fw_run(sdev); return 0; } static inline int snd_sof_dsp_post_fw_run(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->post_fw_run) return sof_ops(sdev)->post_fw_run(sdev); return 0; } /* misc */ /** * snd_sof_dsp_get_bar_index - Maps a section type with a BAR index * * @sdev: sof device * @type: section type as described by snd_sof_fw_blk_type * * Returns the corresponding BAR index (a positive integer) or -EINVAL * in case there is no mapping */ static inline int snd_sof_dsp_get_bar_index(struct snd_sof_dev *sdev, u32 type) { if (sof_ops(sdev)->get_bar_index) return sof_ops(sdev)->get_bar_index(sdev, type); return sdev->mmio_bar; } static inline int snd_sof_dsp_get_mailbox_offset(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->get_mailbox_offset) return sof_ops(sdev)->get_mailbox_offset(sdev); dev_err(sdev->dev, "error: %s not defined\n", __func__); return -ENOTSUPP; } static inline int snd_sof_dsp_get_window_offset(struct snd_sof_dev *sdev, u32 id) { if (sof_ops(sdev)->get_window_offset) return sof_ops(sdev)->get_window_offset(sdev, id); dev_err(sdev->dev, "error: %s not defined\n", __func__); return -ENOTSUPP; } /* power management */ static inline int snd_sof_dsp_resume(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->resume) return sof_ops(sdev)->resume(sdev); return 0; } static inline int snd_sof_dsp_suspend(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->suspend) return sof_ops(sdev)->suspend(sdev); return 0; } static inline int snd_sof_dsp_runtime_resume(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->runtime_resume) return sof_ops(sdev)->runtime_resume(sdev); return 0; } static inline int snd_sof_dsp_runtime_suspend(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->runtime_suspend) return sof_ops(sdev)->runtime_suspend(sdev); return 0; } static inline int snd_sof_dsp_runtime_idle(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->runtime_idle) return sof_ops(sdev)->runtime_idle(sdev); return 0; } static inline int snd_sof_dsp_hw_params_upon_resume(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->set_hw_params_upon_resume) return sof_ops(sdev)->set_hw_params_upon_resume(sdev); return 0; } static inline int snd_sof_dsp_set_clk(struct snd_sof_dev *sdev, u32 freq) { if (sof_ops(sdev)->set_clk) return sof_ops(sdev)->set_clk(sdev, freq); return 0; } static inline int snd_sof_dsp_set_power_state(struct snd_sof_dev *sdev, enum sof_d0_substate substate) { if (sof_ops(sdev)->set_power_state) return sof_ops(sdev)->set_power_state(sdev, substate); /* D0 substate is not supported */ return -ENOTSUPP; } /* debug */ static inline void snd_sof_dsp_dbg_dump(struct snd_sof_dev *sdev, u32 flags) { if (sof_ops(sdev)->dbg_dump) return sof_ops(sdev)->dbg_dump(sdev, flags); } static inline void snd_sof_ipc_dump(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->ipc_dump) return sof_ops(sdev)->ipc_dump(sdev); } /* register IO */ static inline void snd_sof_dsp_write(struct snd_sof_dev *sdev, u32 bar, u32 offset, u32 value) { if (sof_ops(sdev)->write) { sof_ops(sdev)->write(sdev, sdev->bar[bar] + offset, value); return; } dev_err_ratelimited(sdev->dev, "error: %s not defined\n", __func__); } static inline void snd_sof_dsp_write64(struct snd_sof_dev *sdev, u32 bar, u32 offset, u64 value) { if (sof_ops(sdev)->write64) { sof_ops(sdev)->write64(sdev, sdev->bar[bar] + offset, value); return; } dev_err_ratelimited(sdev->dev, "error: %s not defined\n", __func__); } static inline u32 snd_sof_dsp_read(struct snd_sof_dev *sdev, u32 bar, u32 offset) { if (sof_ops(sdev)->read) return sof_ops(sdev)->read(sdev, sdev->bar[bar] + offset); dev_err(sdev->dev, "error: %s not defined\n", __func__); return -ENOTSUPP; } static inline u64 snd_sof_dsp_read64(struct snd_sof_dev *sdev, u32 bar, u32 offset) { if (sof_ops(sdev)->read64) return sof_ops(sdev)->read64(sdev, sdev->bar[bar] + offset); dev_err(sdev->dev, "error: %s not defined\n", __func__); return -ENOTSUPP; } /* block IO */ static inline void snd_sof_dsp_block_read(struct snd_sof_dev *sdev, u32 bar, u32 offset, void *dest, size_t bytes) { sof_ops(sdev)->block_read(sdev, bar, offset, dest, bytes); } static inline void snd_sof_dsp_block_write(struct snd_sof_dev *sdev, u32 bar, u32 offset, void *src, size_t bytes) { sof_ops(sdev)->block_write(sdev, bar, offset, src, bytes); } /* ipc */ static inline int snd_sof_dsp_send_msg(struct snd_sof_dev *sdev, struct snd_sof_ipc_msg *msg) { return sof_ops(sdev)->send_msg(sdev, msg); } /* host DMA trace */ static inline int snd_sof_dma_trace_init(struct snd_sof_dev *sdev, u32 *stream_tag) { if (sof_ops(sdev)->trace_init) return sof_ops(sdev)->trace_init(sdev, stream_tag); return 0; } static inline int snd_sof_dma_trace_release(struct snd_sof_dev *sdev) { if (sof_ops(sdev)->trace_release) return sof_ops(sdev)->trace_release(sdev); return 0; } static inline int snd_sof_dma_trace_trigger(struct snd_sof_dev *sdev, int cmd) { if (sof_ops(sdev)->trace_trigger) return sof_ops(sdev)->trace_trigger(sdev, cmd); return 0; } /* host PCM ops */ static inline int snd_sof_pcm_platform_open(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream) { if (sof_ops(sdev) && sof_ops(sdev)->pcm_open) return sof_ops(sdev)->pcm_open(sdev, substream); return 0; } /* disconnect pcm substream to a host stream */ static inline int snd_sof_pcm_platform_close(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream) { if (sof_ops(sdev) && sof_ops(sdev)->pcm_close) return sof_ops(sdev)->pcm_close(sdev, substream); return 0; } /* host stream hw params */ static inline int snd_sof_pcm_platform_hw_params(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream, struct snd_pcm_hw_params *params, struct sof_ipc_stream_params *ipc_params) { if (sof_ops(sdev) && sof_ops(sdev)->pcm_hw_params) return sof_ops(sdev)->pcm_hw_params(sdev, substream, params, ipc_params); return 0; } /* host stream hw free */ static inline int snd_sof_pcm_platform_hw_free(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream) { if (sof_ops(sdev) && sof_ops(sdev)->pcm_hw_free) return sof_ops(sdev)->pcm_hw_free(sdev, substream); return 0; } /* host stream trigger */ static inline int snd_sof_pcm_platform_trigger(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream, int cmd) { if (sof_ops(sdev) && sof_ops(sdev)->pcm_trigger) return sof_ops(sdev)->pcm_trigger(sdev, substream, cmd); return 0; } /* host DSP message data */ static inline void snd_sof_ipc_msg_data(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream, void *p, size_t sz) { sof_ops(sdev)->ipc_msg_data(sdev, substream, p, sz); } /* host configure DSP HW parameters */ static inline int snd_sof_ipc_pcm_params(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream, const struct sof_ipc_pcm_params_reply *reply) { return sof_ops(sdev)->ipc_pcm_params(sdev, substream, reply); } /* host stream pointer */ static inline snd_pcm_uframes_t snd_sof_pcm_platform_pointer(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream) { if (sof_ops(sdev) && sof_ops(sdev)->pcm_pointer) return sof_ops(sdev)->pcm_pointer(sdev, substream); return 0; } /* machine driver */ static inline int snd_sof_machine_register(struct snd_sof_dev *sdev, void *pdata) { if (sof_ops(sdev) && sof_ops(sdev)->machine_register) return sof_ops(sdev)->machine_register(sdev, pdata); return 0; } static inline void snd_sof_machine_unregister(struct snd_sof_dev *sdev, void *pdata) { if (sof_ops(sdev) && sof_ops(sdev)->machine_unregister) sof_ops(sdev)->machine_unregister(sdev, pdata); } static inline void snd_sof_machine_select(struct snd_sof_dev *sdev) { if (sof_ops(sdev) && sof_ops(sdev)->machine_select) sof_ops(sdev)->machine_select(sdev); } static inline void snd_sof_set_mach_params(const struct snd_soc_acpi_mach *mach, struct device *dev) { struct snd_sof_dev *sdev = dev_get_drvdata(dev); if (sof_ops(sdev) && sof_ops(sdev)->set_mach_params) sof_ops(sdev)->set_mach_params(mach, dev); } static inline const struct snd_sof_dsp_ops *sof_get_ops(const struct sof_dev_desc *d, const struct sof_ops_table mach_ops[], int asize) { int i; for (i = 0; i < asize; i++) { if (d == mach_ops[i].desc) return mach_ops[i].ops; } /* not found */ return NULL; } /** * snd_sof_dsp_register_poll_timeout - Periodically poll an address * until a condition is met or a timeout occurs * @op: accessor function (takes @addr as its only argument) * @addr: Address to poll * @val: Variable to read the value into * @cond: Break condition (usually involving @val) * @sleep_us: Maximum time to sleep between reads in us (0 * tight-loops). Should be less than ~20ms since usleep_range * is used (see Documentation/timers/timers-howto.rst). * @timeout_us: Timeout in us, 0 means never timeout * * Returns 0 on success and -ETIMEDOUT upon a timeout. In either * case, the last read value at @addr is stored in @val. Must not * be called from atomic context if sleep_us or timeout_us are used. * * This is modelled after the readx_poll_timeout macros in linux/iopoll.h. */ #define snd_sof_dsp_read_poll_timeout(sdev, bar, offset, val, cond, sleep_us, timeout_us) \ ({ \ u64 __timeout_us = (timeout_us); \ unsigned long __sleep_us = (sleep_us); \ ktime_t __timeout = ktime_add_us(ktime_get(), __timeout_us); \ might_sleep_if((__sleep_us) != 0); \ for (;;) { \ (val) = snd_sof_dsp_read(sdev, bar, offset); \ if (cond) { \ dev_dbg(sdev->dev, \ "FW Poll Status: reg=%#x successful\n", (val)); \ break; \ } \ if (__timeout_us && \ ktime_compare(ktime_get(), __timeout) > 0) { \ (val) = snd_sof_dsp_read(sdev, bar, offset); \ dev_dbg(sdev->dev, \ "FW Poll Status: reg=%#x timedout\n", (val)); \ break; \ } \ if (__sleep_us) \ usleep_range((__sleep_us >> 2) + 1, __sleep_us); \ } \ (cond) ? 0 : -ETIMEDOUT; \ }) /* This is for registers bits with attribute RWC */ bool snd_sof_pci_update_bits(struct snd_sof_dev *sdev, u32 offset, u32 mask, u32 value); bool snd_sof_dsp_update_bits_unlocked(struct snd_sof_dev *sdev, u32 bar, u32 offset, u32 mask, u32 value); bool snd_sof_dsp_update_bits64_unlocked(struct snd_sof_dev *sdev, u32 bar, u32 offset, u64 mask, u64 value); bool snd_sof_dsp_update_bits(struct snd_sof_dev *sdev, u32 bar, u32 offset, u32 mask, u32 value); bool snd_sof_dsp_update_bits64(struct snd_sof_dev *sdev, u32 bar, u32 offset, u64 mask, u64 value); void snd_sof_dsp_update_bits_forced(struct snd_sof_dev *sdev, u32 bar, u32 offset, u32 mask, u32 value); int snd_sof_dsp_register_poll(struct snd_sof_dev *sdev, u32 bar, u32 offset, u32 mask, u32 target, u32 timeout_ms, u32 interval_us); void snd_sof_dsp_panic(struct snd_sof_dev *sdev, u32 offset); #endif |