Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 | /* SPDX-License-Identifier: GPL-2.0 */ /* Marvell OcteonTx2 RVU Admin Function driver * * Copyright (C) 2018 Marvell International Ltd. * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef COMMON_H #define COMMON_H #include "rvu_struct.h" #define OTX2_ALIGN 128 /* Align to cacheline */ #define Q_SIZE_16 0ULL /* 16 entries */ #define Q_SIZE_64 1ULL /* 64 entries */ #define Q_SIZE_256 2ULL #define Q_SIZE_1K 3ULL #define Q_SIZE_4K 4ULL #define Q_SIZE_16K 5ULL #define Q_SIZE_64K 6ULL #define Q_SIZE_256K 7ULL #define Q_SIZE_1M 8ULL /* Million entries */ #define Q_SIZE_MIN Q_SIZE_16 #define Q_SIZE_MAX Q_SIZE_1M #define Q_COUNT(x) (16ULL << (2 * x)) #define Q_SIZE(x, n) ((ilog2(x) - (n)) / 2) /* Admin queue info */ /* Since we intend to add only one instruction at a time, * keep queue size to it's minimum. */ #define AQ_SIZE Q_SIZE_16 /* HW head & tail pointer mask */ #define AQ_PTR_MASK 0xFFFFF struct qmem { void *base; dma_addr_t iova; int alloc_sz; u8 entry_sz; u8 align; u32 qsize; }; static inline int qmem_alloc(struct device *dev, struct qmem **q, int qsize, int entry_sz) { struct qmem *qmem; int aligned_addr; if (!qsize) return -EINVAL; *q = devm_kzalloc(dev, sizeof(*qmem), GFP_KERNEL); if (!*q) return -ENOMEM; qmem = *q; qmem->entry_sz = entry_sz; qmem->alloc_sz = (qsize * entry_sz) + OTX2_ALIGN; qmem->base = dma_alloc_coherent(dev, qmem->alloc_sz, &qmem->iova, GFP_KERNEL); if (!qmem->base) return -ENOMEM; qmem->qsize = qsize; aligned_addr = ALIGN((u64)qmem->iova, OTX2_ALIGN); qmem->align = (aligned_addr - qmem->iova); qmem->base += qmem->align; qmem->iova += qmem->align; return 0; } static inline void qmem_free(struct device *dev, struct qmem *qmem) { if (!qmem) return; if (qmem->base) dma_free_coherent(dev, qmem->alloc_sz, qmem->base - qmem->align, qmem->iova - qmem->align); devm_kfree(dev, qmem); } struct admin_queue { struct qmem *inst; struct qmem *res; spinlock_t lock; /* Serialize inst enqueue from PFs */ }; /* NPA aura count */ enum npa_aura_sz { NPA_AURA_SZ_0, NPA_AURA_SZ_128, NPA_AURA_SZ_256, NPA_AURA_SZ_512, NPA_AURA_SZ_1K, NPA_AURA_SZ_2K, NPA_AURA_SZ_4K, NPA_AURA_SZ_8K, NPA_AURA_SZ_16K, NPA_AURA_SZ_32K, NPA_AURA_SZ_64K, NPA_AURA_SZ_128K, NPA_AURA_SZ_256K, NPA_AURA_SZ_512K, NPA_AURA_SZ_1M, NPA_AURA_SZ_MAX, }; #define NPA_AURA_COUNT(x) (1ULL << ((x) + 6)) /* NPA AQ result structure for init/read/write of aura HW contexts */ struct npa_aq_aura_res { struct npa_aq_res_s res; struct npa_aura_s aura_ctx; struct npa_aura_s ctx_mask; }; /* NPA AQ result structure for init/read/write of pool HW contexts */ struct npa_aq_pool_res { struct npa_aq_res_s res; struct npa_pool_s pool_ctx; struct npa_pool_s ctx_mask; }; /* NIX Transmit schedulers */ enum nix_scheduler { NIX_TXSCH_LVL_SMQ = 0x0, NIX_TXSCH_LVL_MDQ = 0x0, NIX_TXSCH_LVL_TL4 = 0x1, NIX_TXSCH_LVL_TL3 = 0x2, NIX_TXSCH_LVL_TL2 = 0x3, NIX_TXSCH_LVL_TL1 = 0x4, NIX_TXSCH_LVL_CNT = 0x5, }; #define TXSCH_RR_QTM_MAX ((1 << 24) - 1) #define TXSCH_TL1_DFLT_RR_QTM TXSCH_RR_QTM_MAX #define TXSCH_TL1_DFLT_RR_PRIO (0x1ull) #define MAX_SCHED_WEIGHT 0xFF #define DFLT_RR_WEIGHT 71 #define DFLT_RR_QTM ((DFLT_RR_WEIGHT * TXSCH_RR_QTM_MAX) \ / MAX_SCHED_WEIGHT) /* Min/Max packet sizes, excluding FCS */ #define NIC_HW_MIN_FRS 40 #define NIC_HW_MAX_FRS 9212 #define SDP_HW_MAX_FRS 65535 /* NIX RX action operation*/ #define NIX_RX_ACTIONOP_DROP (0x0ull) #define NIX_RX_ACTIONOP_UCAST (0x1ull) #define NIX_RX_ACTIONOP_UCAST_IPSEC (0x2ull) #define NIX_RX_ACTIONOP_MCAST (0x3ull) #define NIX_RX_ACTIONOP_RSS (0x4ull) /* NIX TX action operation*/ #define NIX_TX_ACTIONOP_DROP (0x0ull) #define NIX_TX_ACTIONOP_UCAST_DEFAULT (0x1ull) #define NIX_TX_ACTIONOP_UCAST_CHAN (0x2ull) #define NIX_TX_ACTIONOP_MCAST (0x3ull) #define NIX_TX_ACTIONOP_DROP_VIOL (0x5ull) #define NPC_MCAM_KEY_X1 0 #define NPC_MCAM_KEY_X2 1 #define NPC_MCAM_KEY_X4 2 #define NIX_INTF_RX 0 #define NIX_INTF_TX 1 #define NIX_INTF_TYPE_CGX 0 #define NIX_INTF_TYPE_LBK 1 #define MAX_LMAC_PKIND 12 #define NIX_LINK_CGX_LMAC(a, b) (0 + 4 * (a) + (b)) #define NIX_LINK_LBK(a) (12 + (a)) #define NIX_CHAN_CGX_LMAC_CHX(a, b, c) (0x800 + 0x100 * (a) + 0x10 * (b) + (c)) #define NIX_CHAN_LBK_CHX(a, b) (0 + 0x100 * (a) + (b)) /* NIX LSO format indices. * As of now TSO is the only one using, so statically assigning indices. */ #define NIX_LSO_FORMAT_IDX_TSOV4 0 #define NIX_LSO_FORMAT_IDX_TSOV6 1 /* RSS info */ #define MAX_RSS_GROUPS 8 /* Group 0 has to be used in default pkt forwarding MCAM entries * reserved for NIXLFs. Groups 1-7 can be used for RSS for ntuple * filters. */ #define DEFAULT_RSS_CONTEXT_GROUP 0 #define MAX_RSS_INDIR_TBL_SIZE 256 /* 1 << Max adder bits */ /* NDC info */ enum ndc_idx_e { NIX0_RX = 0x0, NIX0_TX = 0x1, NPA0_U = 0x2, }; enum ndc_ctype_e { CACHING = 0x0, BYPASS = 0x1, }; #define NDC_MAX_PORT 6 #define NDC_READ_TRANS 0 #define NDC_WRITE_TRANS 1 #endif /* COMMON_H */ |